SN75LVDS83BZQLR

Product Summary

The SN75LVDS83BZQLR is a transistter. The SN75LVDS83BZQLR requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge with alow-level input, and the possible use of the Shutdown/Clear (SHTDN). SHTDN is an active-low input to inhibit theclock, and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears allinternal registers to a low-level. The SN75LVDS83BZQLR is characterized for operation over ambient air temperatures of -10℃ to 70℃. The SN75LVDS83BZQLR is an alternative to the SN75LVDS83B for clockfrequency range of 10MHz-100MHz only. The SN75LVDS83A is available in the TSSOP package option only.

Parametrics

SN75LVDS83BZQLR absolute maximum ratings: (1)Supply voltage range: -0.5 to 4V; (2)Voltage range at any output terminal: -0.5 to VCC + 0.5V; (3)Voltage range at any input terminal: -0.5 to IOVCC + 0.5V; (4)ESD rating-Human Body Model (HBM)(3) all pins: 5kV; (5)ESD rating-Charged Device Model (CDM)(4) all pins: 500V; (6)ESD rating-Machine Model (MM)(5) all pins: 150V.

Features

SN75LVDS83BZQLR features： (1)LVDS Display Serdes Interfaces Directly to Low-Voltage DifferentialLCD Display Panels with Integrated LVDS; (2)Package Options: 4.5mm x 7mm BGA, and 8.1mm x 14mm TSSOP; (3)1.8V up to 3.3V Tolerant Data Inputs to Connect Directly to Low-Power, Low-Voltage Application and Graphic Processors; (4)Transfer Rate up to 135Mpps (Mega Pixel Per Second); Pixel Clock Frequency Range 10MHz to 135MHz; (5)Suited for Display Resolutions Ranging From; (6)Operates From a Single 3.3V Supply and 170mW (typ.) at 75MHz; (7)Consumes Less Than 1mW When Disabled; (8)Selectable Rising or Falling Clock Edge Triggered Inputs; (9)ESD: 5kV HBMApplication and Graphic Processors; (10)Support Spread Spectrum Clocking (SSC).

Diagrams